Docket No.: JCLA6385-R

## **AMENDMENT**

## IN THE CLAIMS

This listing of claims will replace all prior versions of claims in the application.

1. (currently amended) An extended bus structure, coupling with a control chip set via a first accelerated graphics port bus, the control chip set also coupled with an original system bus, the extended bus structure comprising:

a first extended bus for expanding the first accelerated graphics port bus;

a second accelerated graphics port bus for expanding the first accelerated graphics port bus; and

a first bridge, coupled to the control chip set via the first accelerated graphics port bus and further coupled to the second accelerated graphics port bus and the first extended bus for converting mutually and compatibly signal and data between the first and second accelerated graphics port buses and the first extended bus, wherein the first accelerated graphics port bus is at least expanded into the first extended bus and the first and second accelerated graphics port buses.

## Claims 2-3. (canceled)

4. (previously presented) The extended bus structure of claim 1, wherein the first bridge comprises:

Docket No.: JCLA6385-R

a main accelerated graphics port controller coupled to the first accelerated graphics port bus for compatibly receiving and transmitting data and signal thereof;

a first extended bus controller coupled to the first extended bus for compatibly receiving and transmitting data and signal thereof;

an extended accelerated graphics port controller coupled to the second accelerated graphics port bus for compatibly receiving and transmitting data and signal of the second accelerated graphics port bus; and

a flow controller coupled to the main accelerated graphics port controller, the extended accelerated graphics port controller, and the first extended bus controller for arbitrating and controlling flow direction of data and signal into/from the main accelerated graphics port controller, the extended accelerated graphics port controller, and the first extended bus controller.

5. (previously presented) The extended bus structure of claim 4, further comprising:

a second extended bus, coupled to the first bridge to expand the first accelerated graphics port bus; and

wherein the first bridge further comprises a second extended bus controller coupled to the flow controller and the second extended bus for compatibly receiving and transmitting data and signal of the second extended bus and the flow controller arbitrates and controls flow direction of data and signal into/from the second extended bus controller.

Docket No.: JCLA6385-R

6. (previously presented) The extended bus structure of claim 1, further comprising:

a second bridge coupled to the first bridge via the second accelerated graphics port bus for expanding the first accelerated graphics port bus, the second bridge further coupled to a third accelerated graphics port bus and a third extended bus.

Claims 7-9 (canceled)

10. (previously presented) A bridge converting signals between a first and second

accelerated graphics port buses and a first extended bus, comprising:

a main accelerated graphics port controller coupled to the first accelerated graphics port

bus for compatibly receiving and transmitting data and signal thereof;

a first extended bus controller coupled to the first extended bus for compatibly receiving

and transmitting data and signal thereof;

an extended accelerated graphics port controller coupled to the second accelerated

graphics port bus for compatibly receiving and transmitting data and signal of the second

accelerated graphics port bus; and

a flow controller coupled between the main and the extended accelerated graphics port

controllers and the first extended bus controller for arbitrating and controlling flow direction of

data and signal into/from the main and the extended accelerated graphics port controllers and the

first extended bus controller.

Docket No.: JCLA6385-R

Claim 11. (canceled)

12. (previously presented) The bridge of claim 10, further comprising:

a second extended bus controller coupled to a second extended bus and the flow controller for compatibly receiving and transmitting data and signal of the second extended bus, wherein the flow controller arbitrates and controls flow direction of data and signal into/from the

second extended bus controller.

Claim 13-15 (canceled)